Staff Design for Test Engineer

work is done collaboratively with a group of highly experienced engineers across various domains of the ASIC.

This role is hybrid, based technologies.

Experience with industry standard ATPG and DFx insertion CAD tools.

Familiarity with SystemVerilog and UVM.

Fluent in RTL
Salary:$100k